A novel reverse-conducting (RC) silicon-on-insulator lateral insulated gate bipolar transistor (SOI-LIGBT) is proposed. It features a built-in thyristor formed by introducing a floating P-well surrounding an N + collector. The realization of the thyristor barely increases chip area or complicates fabrication. It helps to realize the RC function and prevents the device from working in the unipolar mode, which eliminates the snapback problem. Moreover, since the thyristor provides an electron extraction path during the turn-off operation, the switching performance is improved. Simulation results show that, compared with the conventional LIGBT with an antiparallel diode, the proposed device presents the reverse recovery charge (Q rr ) and the turn-off loss (E off ) reduced by more than 30%, and the RC voltage drop (V F ) decreased by about 0.1 V.
Introduction
The lateral insulated gate bipolar transistor fabricated on silicon-on-insulator (SOI-LIGBT) has been widely studied for high-voltage monolithic integrated circuits [1, 2, 3, 4] . However, because of the unidirectional conduction in the conventional LIGBT, a freewheeling diode is usually required to protect against the reverse voltages. The diode not only consumes extra chip area but also brings parasitic loss [5] . In order to address that, various structures, e.g., the LIGBT with shorted anode (SA) [6] , separated shorted anode (SSA) [7, 8] , segmented trenches [9] , dual embedded diodes [10] and dual-gate [11, 12, 13] are proposed. They all realize the reverse-conducting (RC) function but still have some defects. More specifically, SA-LIGBT suffers from the snapback problem, which impacts the devices when they are connected in parallel or working at low-temperature [14, 15, 16, 17] . SSA-LIGBT reduces the snapback but consumes more chip area. The LIGBTs with the segmented trenches and dual embedded diodes rely on a high-cost deep-trench technique. The dual gate LIGBT needs an additional gate controller to provide signals for the gate in the collector side.
In this paper, a novel snapback-free RC SOI-LIGBT is proposed. It mainly features a built-in thyristor formed by introducing a floating P-well surrounding an N + collector. This thyristor not only helps to realize the RC function without penalty of chip area, but also contributes to eliminating the snapback problem. Simulation results and some analysis demonstrate these advantages, which will be expounded in the following. Fig. 1(c) , the proposed one has an additional N + collector surrounded by a floating P-well region. Therefore, a thyristor consisting of the N + collector, P-well, N-drift, and P-body is formed. This thyristor provides a conduction path for realizing the RC function. In the RC-Priority design, the N + collector and P-well are located on the left of the P + collector, and the RC current path is shorter than that in the FC-Priority design, which contributes to improving the RC function. 
Device structure

Simulation and discussion
Simulation parameters
The device mesh is constructed by the process simulator TSUPREM4 with the key parameters listed in Table I , which are designed by referencing the experiments on 500 V SOI-LIGBT [18, 19, 20] . Then, the electric property is investigated by the simulator MEDICI with the carriers' lifetimes of 10 µs and the temperature of 300 K. The physical models include the Philips unified mobility model, the perpendicular and parallel filed dependence mobility model, the Shockley-Read-Hall and Auger recombination model, the band gap narrowing model, and the impact ionization model [19, 20, 21] . Fig. 2 (a) compares the on-state I-V characteristics. In the proposed device, when the collector voltage (V CE ) is low, P-well blocks the electron current conducting through the N + collector. This could prevent the device from working in the unipolar mode and eliminates the snapback problem. In SSA-LIGBT [7] , snapback is reduced by increasing separated anode width (W in Fig. 2a ). But this would consume more chip area and impact the conductive ability. When the collector current density (J CE ) is 50 A/cm 2 , compared with SSA-LIGBT, V CEðsatÞ of the proposed devices could be reduced by about 0.2 V and 0.1 V, by using FC-Priority and RC-Priority, respectively.
Snapback-free and breakdown voltage
Since the N-buffer region is designed never to be completely depleted, P-well and the N + collector barely affect the breakdown voltage (BV ). As shown in Fig. 2(b) , BV of the proposed device with RC function is almost the same to that of the conventional one without RC function. Fig. 3 (a) exhibits the current flow lines of the proposed devices in the RC-state. It can be observed that the RC current path in RC-Priority is shorter than that in FC-Priority. Fig. 3 (b) further compares the carrier density profiles on the silicon surface between the RC-state (J CE ¼ À50 A/cm 2 ) and the off-state (J CE ¼ 0). It could be seen that in the RC-state, both the electron density and the hole density is increased to 4 Â 10 16 cm −3 , which is much higher than the doping concentration of N-epi (6:5 Â 10 14 cm −3 ). This confirms that both electron and hole participate in the reverse conduction, and the proposed RC-LIGBT indeed works in the thyristor mode in the RC-state.
RC performance
As shown in Fig. 4(a) , the simulation circuit is used for investigating the switching performance of RC-LIGBT. The current density via the devices in the FC-state and RC-state is 50 A/cm 2 . As the previous monolithic integrated devices for comparison, the conventional LIGBT ( Fig. 1c) with an antiparallel diode ( Fig. 1d ) are simulated in the same circuit. By adjusting the ratio of the LIGBT width (W a ) to the diode width (W b ), different performance of FC-state and RC-state could be obtained.
The I-V characteristics in the RC-state are shown in Fig. 4(b) . Compared with FC-Priority, RC-Priority gains a lower voltage drop (V F ). When J CE is −50 A/cm 2 , V F of the RC-Priority and FC-Priority is 0.11 V and 0.09 V lower than that of the conventional device (W a =W b ¼ 4), respectively. Furthermore, as the RC current flows via a thyristor in the proposed device, rather than via two diodes in series in the dual embedded diodes LIGBT, the former exhibits an improved knee voltage of about 0.7 V which is half less than that for the latter (1.4 V) [10] .
In the proposed device, the drift region could be fully and uniformly utilized by the bi-directional current. At the same RC current density, this mechanism conduces to equivalently increasing the conduction area, reducing the stored charge density, and multiplying the area for extracting the stored charge. As a result, the improved performance of reverse recovery could be obtained by the proposal. Fig. 5(a) compares the reverse recovery performances. When the low-side device is turned on by the second pulse of the gate signal, the high-side one enters the reverse recovery process. It could be seen that the reverse recovery time (t rr ) for the proposed devices are 81 ns (41%) shorter than that of the conventional one (W a =W b ¼ 4), while V F is about 0.1 V lower [22] .
The charge flowing out from the diode during t rr is the reverse recovery charge (Q rr ), which is associated with the power loss during reverse recovery [23, 24, 25] . Fig. 5(b) compares the trade-off relationship between Q rr and V F . Compared with the conventional device (W a =W b ¼ 4), Q rr of the proposed one is reduced by 38% in RC-Priority and 35% in FC-Priority, while V F is about 0.1 V lower. Moreover, compared with SSA-LIGBT [7] which suffers the snapback problem, V F could be decreased by more than 0.05 V. Compared with the conventional diode, Q rr is 33% (RC-Priority) or 30% (FC-Priority) lower, at the same V F of 0.96 V.
Turn-off performance
The results of the turn-off waveforms are shown in Fig. 6(a) . In this pattern, the turn-off delay time of the proposed device is about 20 ns shorter than that of the conventional one (W a =W b ¼ 4), while V CEðsatÞ is a little lower. Fig. 6(b) exhibits the trade-off relationship between the turn-off loss (E off ) and V CEðsatÞ at varying settings of the P + collector doping concentration. In RC-Priority and FC-Priority, at the same V CEðsatÞ of 2 V, E off is 35% and 41% lower than that of the conventional device (W a =W b ¼ 4), respectively. Moreover, E off of FC-Priority could be 2% lower than that of the conventional LIGBT without diode.
The FC current is conducted by the whole chip area in the proposed device rather than by only the LIGBT part in the conventional device. Thus, at the same current density, the stored charge density in the drift region could be reduced. Fig. 7(a) shows the current density on the silicon surface at 50 ns in Fig. 6(a) . The additional N + collector and P-well could provide an electron current path for extracting the stored carriers in the drift region, so the turn-off performance of the proposed device is better than that of the conventional one. This is similar to the turn-off mechanism of the npn controlled LIGBT [26, 27, 28, 29] .
The dependence of V CEðsatÞ and E off on the doping concentration of P-well (N P-well ) are shown in Fig. 7(b) , at the carrier lifetime is 10 µs. It could be seen that V CEðsatÞ and E off are increased with the increase in N P-well . To block the electron current via the N + collector, the minimum N P-well for FC-Priority and RC-Priority is 6 Â 10 15 and 4 Â 10 15 cm −3 , respectively. However, when N P-well is higher than 1:2 Â 10 17 cm −3 in FC-Priority or 1:5 Â 10 17 cm −3 in RC-Priority, the emitter injection efficiency is not high enough to trigger on the built-in thyristor, so the RC function of the device cannot be realized. If the lifetime is increased to 200 µs, the built-in thyristor is easier to be turned on [30] , and the maximum N P-well could be extended to 2:4 Â 10 17 cm −3 for FC-Priority and 3:5 Â 10 17 cm −3 for RC-Priority.
Conclusion
A novel RC SOI-LIGBT is proposed. By introducing a built-in thyristor without increasing chip area or complicating fabrication, the device realizes the RC function and eliminates snapback. It has the same BV with the conventional LIGBT and the same knee voltage of about 0.7 V with the conventional diode. Two designs of RC-Priority and FC-Priority with different RC and FC performances are presented. Simulation results show that, compared with the LIGBT with an antiparallel diode, Q rr and E off of the proposed device are reduced by more than 30%, and V F is decreased by about 0.1 V.
